New MIPI CSI-2 Receiver IP Core from Sensor to Image

MIPI CSI-2 is one of the most widely used camera sensor interfaces. Many applications require the connection to an FPGA for advanced image pre-processing and further transfer to a host system. Sensor to Image’s MIPI CSI-2 Receiver IP core provides a solution for decoding video streams from CSI-2 sensors in a Xilinx FPGA. In order to shorten the development time, the IP core is delivered with a fully working reference design including Sensor to Image’s MVDK and an IMX274 MIPI FMC module.

ROI Calculator

Discover the potential cost savings of robotic automation over a 20-year system life

This calculator compares your current manual labor costs against the total cost of owning and operating a robotic system over its 20-year lifespan.

EXPLORE TODAY

MIPI CSI-2 Receiver IP Core
IP Core for MIPI CSI-2 Imagers

AT A GLANCE

• MIPI CSI-2 receiver and decoding block
• Configurable number of MIPI Lanes
• Using Xilinx D-PHY IP
• Delivered with a reference design for fast development