Euresys Product
Euresys/S2I's CoaXPress-over-Fiber Host Bridge IP Core allows to connect a CoaXPress Host IP Core to an nGMII bus (10/25 Gbps Media Independent Interface) inside a FPGA
CoaXPress-over-Fiber Bridge Host IP Core
CoaXPress-over-Fiber Bridge Host IP Core for FPGA
AT A GLANCE
- nGMII to CXP Bridge IP Core
- Compatible with AMD 7 Series (and newer), Altera Cyclone/Arria 10/Agilex
- Compatible with S2I and third-party CoaXPress Host IP Cores
- Delivered as working reference design (when licensed with the S2I CoaXPress Host IP Core) and extensive simulation testbench
- More on : CoaXPress-over-Fiber Bridge Host IP Core - Euresys
Matthias Schaffland explains the benefits of building Machine Vision systems based on readily available or custom made FPGA IP Cores for the implementation of
- transport layer standards
- sensor interface
- image processing
Other Products from Euresys
GigE Vision Server
Euresys/Sensor to Image offers a set of IP cores and a development framework to build FPGA-based products using the GigE Vision interface.


