Euresys Product

CoaXPress-over-Fiber Bridge Host IP Core

Model: 7038

Euresys

Euresys/S2I's CoaXPress-over-Fiber Host Bridge IP Core allows to connect a CoaXPress Host IP Core to an nGMII bus (10/25 Gbps Media Independent Interface) inside a FPGA

Image of CoaXPress-over-Fiber Bridge Host IP Core

CoaXPress-over-Fiber Bridge Host IP Core

CoaXPress-over-Fiber Bridge Host IP Core for FPGA

AT A GLANCE
  • nGMII to CXP Bridge IP Core
  • Compatible with AMD 7 Series (and newer), Altera Cyclone/Arria 10/Agilex
  • Compatible with S2I and third-party CoaXPress Host IP Cores
  • Delivered as working reference design (when licensed with the S2I CoaXPress Host IP Core) and extensive simulation testbench
  • More on : CoaXPress-over-Fiber Bridge Host IP Core - Euresys
Matthias Schaffland explains the benefits of building Machine Vision systems based on readily available or custom made FPGA IP Cores for the implementation of - transport layer standards - sensor interface - image processing

Other Products from Euresys

MIPI CSI-2 Receiver IP Core Image

MIPI CSI-2 Receiver IP Core

Sensor to Image’s MIPI CSI-2 Receiver IP core helps to interface MIPI sensors of different vendors to FPGAs.

Euresys Machine Vision Software - Open eVision Studios Image

Euresys Machine Vision Software - Open eVision Studios

Evaluation & prototyping applications - Intuitive graphical user interface, allows you to call and immediately see the result of any eVision