Euresys Product
Euresys/Sensor to Image offers a set of IP cores and a development framework to build FPGA-based transmitters using the CoaXPress interface.
CoaXPress Device IP Core
CoaXPress Device IP Core for FPGA
AT A GLANCE
- Compatible with AMD 7 Series (and newer), Intel Cyclone 10 devices (and newer)
- Compatible with Microchip PolarFire
- Compact, customizable
- Speed support from 1 Gbps to more 100 Gbps
- Delivered as working reference design
- More on : CoaXPress Device IP Core - Euresys
Matthias Schaffland explains the benefits of building Machine Vision systems based on readily available or custom made FPGA IP Cores for the implementation of
- transport layer standards
- sensor interface
- image processing
Other Products from Euresys
Picolo Alert PCIe
4x BNC connectors on the bracket, expandable to 16 with three [1203] VEB modules (sold separately) PCIe x1 bus Sixteen shared video decoders, 100/120 images per second (200/240 fields per second) Real-time acquisition from 4 cameras, fast switching between up to 16 cameras Independently-programmable
GigE Vision Device IP Core
Euresys/Sensor to Image offers a set of IP cores and a development framework to build FPGA-based products using the GigE Vision interface.


